Login / Signup

A Customized Many-Core Hardware Acceleration Platform for Short Read Mapping Problems Using Distributed Memory Interface with 3D-Stacked Architecture.

Pei LiuAhmed HemaniKolin PaulChristian WeisMatthias JungNorbert Wehn
Published in: J. Signal Process. Syst. (2017)
Keyphrases