Evaluation of RTD-CMOS Logic Gates.

Juan Núñez Maria J. Avedillo José M. Quintana

Published in: DSD (2010)

Keyphrases

real time
evaluation model
lower bound
low cost

delay insensitive
information retrieval
power consumption

modal logic
learning theory
low power

evaluation method
evaluation methods
random access memory