Login / Signup
Multicore-Aware Code Co-Positioning to Reduce WCET on Dual-Core Processors with Shared Instruction Caches.
Yiqiang Ding
Wei Zhang
Published in:
J. Comput. Sci. Eng. (2012)
Keyphrases
</>
level parallelism
instruction set
shared memory
parallel algorithm
parallel processing
memory hierarchy
parallel programming
online learning
computer systems
computing power
computer assisted instruction
parallel computation
multi core processors
multiprocessor systems