Login / Signup

High-Throughput LDPC-Decoder Architecture Using Efficient Comparison Techniques & Dynamic Multi-Frame Processing Schedule.

Sachin KumawatRahul ShresthaNikunj DagaRoy P. Paily
Published in: IEEE Trans. Circuits Syst. I Regul. Pap. (2015)
Keyphrases