Login / Signup

Robust tests for stuck-open faults and design for testability of reconvergent fan-out CMOS logic networks.

F. DarlayBernard Courtois
Published in: EURO-DAC (1990)
Keyphrases
  • user interface
  • low cost
  • high speed
  • chip design
  • built in self test
  • knowledge based systems
  • design process
  • power consumption
  • network design
  • social networks
  • fault diagnosis
  • circuit design
  • peer to peer overlay