On the optimal reconfiguration times for TMR circuits on SRAM based FPGAs.

Luca Sterpone Anees Ullah

Published in: AHS (2013)

Keyphrases

real time
high speed
dynamic programming
power consumption
data transmission
random access memory
neural network
reinforcement learning
optimal solution
data structure
worst case
manufacturing systems
optimal strategy
optimal design
power reduction