Capturing post-silicon variation by layout-aware path-delay testing.

Xiaolin Zhang Jing Ye Yu Hu Xiaowei Li

Published in: DATE (2013)

Keyphrases

high speed
high density
shortest path
test cases
optimal path
low cost
path length
response time
path planning
endpoints
spatial layout