Total Power Minimization in Glitch-Free CMOS Circuits Considering Process Variation.

Yuanlin Lu Vishwani D. Agrawal

Published in: VLSI Design (2008)

Keyphrases

high speed
power consumption
real time

analog vlsi
process model
circuit design

neural network
artificial neural networks

low power
chip design