Login / Signup
A Methodology for Automated Verification of Synthesized RTL Designs and Its Integration with a High-Level Synthesis Tool.
Nazanin Mansouri
Ranga Vemuri
Published in:
FMCAD (1998)
Keyphrases
</>
automated verification
high level synthesis
model checking
design space exploration
automated reasoning
design tools
formal verification
parallel architecture
natural language
design space