Login / Signup
A programmable BIST design for PLL static phase offset estimation and clock duty cycle detection.
Sen-Wen Hsiao
Nicholas Tzou
Abhijit Chatterjee
Published in:
VTS (2013)
Keyphrases
</>
duty cycle
real time
design process
general purpose
low cost