A Technique for Designing Totally Self-Checking Domino Logic Circuits.

C. K. Tang Parag K. Lala James Patrick Parkerson

Published in: ISQED (2005)

Keyphrases

logic circuits
low power
tunnel diode
functional decomposition
logic synthesis
gate array
image analysis
low cost
high speed
graphical models
power consumption
efficient implementation
data flow