Login / Signup
Supply-Insensitive Digitally Controlled Delay Lines for 3-D IC Clock Synchronization Architectures.
Tejinder Singh Sandhu
Kamal El-Sankary
Published in:
IEEE Trans. Very Large Scale Integr. Syst. (2019)
Keyphrases
</>
high speed
line segments
straight line
integrated circuit
hough transform
power consumption
case study
phase locked loop
line drawings
database
search engine
three dimensional
computer controlled
distribution networks