Login / Signup
Test pattern generation and partial-scan methodology for an asynchronous SoC interconnect.
Aristides Efthymiou
John Bainbridge
Douglas A. Edwards
Published in:
IEEE Trans. Very Large Scale Integr. Syst. (2005)
Keyphrases
</>
genetic algorithm
information retrieval
high speed
bayesian networks
low power
real time
neural network
real world
learning algorithm
search engine
information systems
decision making
low cost
state machines