Interconnect delay minimization through interlayer via placement in 3-D ICs.

Vasilis F. Pavlidis Eby G. Friedman

Published in: ACM Great Lakes Symposium on VLSI (2005)

Keyphrases

inter layer
power dissipation
high speed
power consumption
inter frame
single layer
base layer
rate distortion
scalable video coding