Address generation for memories containing multiple arrays.

Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (1998)