Login / Signup

Optimal multi-row detailed placement for yield and model-hardware correlation improvements in sub-10nm VLSI.

Changho HanKwangsoo HanAndrew B. KahngHyein LeeLutong WangBangqi Xu
Published in: ICCAD (2017)
Keyphrases