Login / Signup

Generating Single- and Double-Pattern Tests for Multiple CMOS Fault Models in One ATPG Run.

Yi-Cheng KungKuen-Jong LeeSudhakar M. Reddy
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2020)
Keyphrases
  • high speed
  • power consumption
  • fault models
  • domain knowledge
  • data management