Login / Signup

Loop-parameter optimization of a PLL for a low-jitter 2.5-Gb/s one-chip optical receiver IC with 1: 8 DEMUX.

Keiji KishineKiyoshi IshiiHaruhiko Ichino
Published in: IEEE J. Solid State Circuits (2002)
Keyphrases