Planar CMOS to multi-gate layout conversion for maximal fin utilization.

Published in: Integr. (2014)

Keyphrases

cmos technology
high speed
low cost
power consumption
low voltage
low power
gate dielectrics
real time
image processing
circuit design