• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

Novel architectures for efficient (m, n) parallel counters.

Sreehari VeeramachaneniLingamneni AvinashKirthi M. KrishnaM. B. Srinivas
Published in: ACM Great Lakes Symposium on VLSI (2007)
Keyphrases