Login / Signup
PRICE: Power reduction by placement and clock-network co-synthesis for pulsed-latch designs.
Yi-Lin Chuang
Hong-Ting Lin
Tsung-Yi Ho
Yao-Wen Chang
Diana Marculescu
Published in:
ICCAD (2011)
Keyphrases
</>
power reduction
power consumption
power saving
low power
energy efficiency
energy saving
high speed
power dissipation
network structure
peer to peer
computer networks
communication networks
multithreading
clock gating
low cost
wireless ad hoc networks