Design and Verification Environment for RISC-V Processor Cores.

Adrian Oleksiak Sebastian Cieslak Krzysztof Marcinek Witold A. Pleskacz

Published in: MIXDES (2019)

Keyphrases

functional verification
formal verification
design process
software environment
multi core processors
instruction set
simulation tool
real time
case study
dynamic environments
single chip