Sign in

A 0.116pJ/bit Latch-Based True Random Number Generator with Static Inverter Selection and Noise Enhancement.

Xingyu WangRuilin ZhangYuxin WangKunyang LiuXuanzhen WangHirofumi Shinohara
Published in: VLSI-DAT (2022)
Keyphrases