Login / Signup

Robust chip-level clock tree synthesis for SOC designs.

Anand RajaramDavid Z. Pan
Published in: DAC (2008)
Keyphrases
  • high speed
  • low cost
  • low power
  • tree structure
  • real time
  • high density
  • application specific integrated circuits