Login / Signup
Timing-Constrained Yield-Driven Wiring Reconstruction for Critical Area Minimization.
Jin-Tai Yan
Bo-Yi Chiang
Published in:
VLSI Design (2007)
Keyphrases
</>
power consumption
three dimensional
integrated circuit
objective function
data driven
building blocks
real time
reconstruction process
discrete tomography
computerized tomography
discrete sets
neural network
case study
high resolution