A Study of the Scalability of On-Chip Routing for Just-in-Time FPGA Compilation.

Roman L. Lysecky Frank Vahid Sheldon X.-D. Tan

Published in: FCCM (2005)

Keyphrases

high speed
low cost
real time
neural network
single chip
image processing
statistical analysis
network topology
hardware design
low power consumption