Sign in

Gate Delay Modeling with Multiple Input Switching for Static (Statistical) Timing Analysis.

Jayashree SridharanTom Chen
Published in: VLSI Design (2006)
Keyphrases
  • multiple input
  • multiple output
  • statistical modeling
  • information systems
  • dynamic logic
  • information theoretic
  • modal logic
  • learning algorithm
  • data driven
  • wireless networks
  • statistical models