Login / Signup
Reconfigurable clock polarity assignment for peak current reduction of clock-gated circuits.
Jianchao Lu
Baris Taskin
Published in:
ISCAS (2011)
Keyphrases
</>
power reduction
power consumption
high speed
low power
power saving
data sets
duty cycle
artificial neural networks
power dissipation
case study
evolutionary algorithm
low cost
low voltage
systolic array