Login / Signup

FEM modeling of gate resistance for 5 nm SGC/DGC Stacked Nanosheet Transistor.

Vivek KumarJyoti PatelArnab DattaSudeb Dasgupta
Published in: VLSID (2023)
Keyphrases