Dynamic reduction of voltage margins by leveraging on-chip ECC in Itanium II processors.

Anys Bacha Radu Teodorescu

Published in: ISCA (2013)

Keyphrases

parallel algorithm
dynamic environments
parallel processing
low cost
power system
high speed
real time
high density
dynamic response
analog vlsi
memory subsystem