• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

An Alternative approach to Buffer Insertion for Delay and Power Reduction in VLSI Interconnects.

Sandeep SainiMahesh Kumar AdimulamSreehari VeeramachaneniM. B. Srinivas
Published in: VLSI Design (2010)
Keyphrases
  • power dissipation
  • power reduction
  • power consumption
  • low power
  • cmos technology
  • digital signal processing
  • high speed
  • finite state machines
  • power saving
  • low cost
  • neural network
  • energy efficiency