Sign in

Loop-based interconnect modeling and optimization approach for multi-GHz clock network design.

Xuejue HuangPhillip J. RestleThomas J. BucelotYu CaoTsu-Jae King
Published in: CICC (2002)
Keyphrases