Login / Signup
Loop-based interconnect modeling and optimization approach for multi-GHz clock network design.
Xuejue Huang
Phillip J. Restle
Thomas J. Bucelot
Yu Cao
Tsu-Jae King
Published in:
CICC (2002)
Keyphrases
</>
network design
high speed
communication networks
network design problem
heuristic solution
network architecture
facility location
power consumption
low power
database systems
artificial neural networks
combinatorial optimization