Assessment of STT-MRAMs based on double-barrier MTJs for cache applications by means of a device-to-system level simulation framework.
Esteban GarzónRaffaele De RoseFelice CrupiLionel TrojmanGiovanni FinocchioMario CarpentieriMarco LanuzzaPublished in: Integr. (2020)