Clock gating architectures for FPGA power reduction.

Safeen Huda Muntasir Mallick Jason Helge Anderson

Published in: FPL (2009)

Keyphrases

power reduction
power consumption
clock gating
low power
power saving
energy efficiency
multithreading
high speed
low cost
power dissipation
pattern recognition
wireless sensor networks