Login / Signup

27.1 A 12b 2GS/s dual-rate hybrid DAC with pulsed timing-error pre-distortion and in-band noise Cancellation Achieving >74dBc SFDR up to 1GHz in 65nm CMOS.

Shiyu SuMike Shuo-Wei Chen
Published in: ISSCC (2016)
Keyphrases