An FPGA-based prototyping method for verification, characterization and optimization of LDPC error correction systems.