Login / Signup

Hierarchical fault tracing for VLSI sequential circuits from CAD layout data in the CAD-linked EB test system.

Katsuyoshi MiuraKoji NakamaeHiromu Fujioka
Published in: ASP-DAC (1997)
Keyphrases