Device-to-System Level Simulation Framework for STT-DMTJ Based Cache Memory.

Esteban Garzón Raffaele De Rose Felice Crupi Marco Lanuzza

Published in: ICECS (2019)

Keyphrases

main contribution
theoretical framework
main memory
simulation environment
data access
neural network
low cost
operating system
simulation model
memory access
simulation platform