• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

Device-to-System Level Simulation Framework for STT-DMTJ Based Cache Memory.

Esteban GarzónRaffaele De RoseFelice CrupiMarco Lanuzza
Published in: ICECS (2019)
Keyphrases
  • main contribution
  • theoretical framework
  • main memory
  • simulation environment
  • data access
  • neural network
  • low cost
  • operating system
  • simulation model
  • memory access
  • simulation platform