Design for Delay Testability in High-Speed Digital ICs.

Hans G. Kerkhoff Han Speek M. Shashani Manoj Sachdev

Published in: J. Electron. Test. (2001)

Keyphrases

high speed
engineering design
circuit design
design process
machine learning
case study
user interface
computer aided
design methodology
optimal design