Login / Signup

Layout Technique for Double-Gate Silicon Nanowire FETs With an Efficient Sea-of-Tiles Architecture.

Shashikanth BobbaGiovanni De Micheli
Published in: IEEE Trans. Very Large Scale Integr. Syst. (2015)
Keyphrases