Login / Signup

FPGA Implementation of a Pipelined On-Line Backpropagation.

Rafael Gadea GironésRicardo José Colom-PaleroJoaquín Cerdá-BoludaAngel Sebastià-Cortés
Published in: J. VLSI Signal Process. (2005)
Keyphrases