Sign in

Fast Unified Floorplan Topology Generation and Sizing on Heterogeneous FPGAs.

Pritha BanerjeeSusmita Sur-KolayArijit Bishnu
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2009)
Keyphrases