Login / Signup
A Sub 1μW Switched Source + Capacitor Architecture Free of Top/Bottom Plate Parasitic Switching Loss Achieving Peak Efficiency of 80.66% at a Regulated 1.8V Output in 180nm.
Mohamed Megahed
Y. Ramadass
Tejasvi Anand
Published in:
CICC (2019)
Keyphrases
</>
real time
software architecture
metal oxide
database
management system
multi layer
high efficiency
neural network
multi agent
peer to peer
hardware implementation
transmission line
design considerations
switched networks