An 8-bit 1.8 V 500 MSPS CMOS Segmented Current Steering DAC.

Santanu Sarkar Swapna Banerjee

Published in: ISVLSI (2009)

Keyphrases

random access memory
neural network
data mining
learning algorithm
high speed
power consumption
low voltage
database
real time
information retrieval
image processing