Login / Signup

Two-staged parallel layer-aware partitioning for 3D designs.

Yi-Hang ChenYi-Ting ChenJuinn-Dar Huang
Published in: VLSI-DAT (2014)
Keyphrases