Design for high-speed testability of stuck-at faults.

Tapan J. Chakraborty Vishwani D. Agrawal

Published in: VLSI Design (1996)

Keyphrases

high speed
user interface
optimal design
building blocks
embedded systems
bayesian networks
design process
low power
design space