Login / Signup

A calibration-free 800MHz fractional-N digital PLL with embedded TDC.

Mike Shuo-Wei ChenDavid K. SuSrenik S. Mehta
Published in: ISSCC (2010)
Keyphrases