A 10 Gbits/s/pin DFE-Less Graphics DRAM Interface With Adaptive-Bandwidth PLL for Avoiding Noise Interference and CIJ Reduction Technique.

Published in: IEEE Trans. Very Large Scale Integr. Syst. (2017)

Keyphrases