Login / Signup
Code Efficiency Evaluation for Embedded Processors.
Morgan Hirosuke Miki
Mamoru Sakamoto
Shingo Miyamoto
Yoshinori Takeuchi
Toyohiko Yoshida
Isao Shirakawa
Published in:
IEICE Trans. Fundam. Electron. Commun. Comput. Sci. (2002)
Keyphrases
</>
embedded processors
source code
multimedia
high quality
digital images
parallel implementation