A novel sequential circuit optimization with clock gating logic.

Yu-Min Kuo Shih-Hung Weng Shih-Chieh Chang

Published in: ICCAD (2008)

Keyphrases

power reduction
digital circuits
delay insensitive
high speed
logic circuits
power dissipation
logic synthesis
pattern recognition
low cost
computer simulation
circuit design
asynchronous circuits
chip design